Hardware Verification Engineer Baya Systems

Responsibilities

• Create test plans for highly configurable IPs meant to provide interconnectivity between components across an SoC, chiplet, or multi-chiplet systems
• Write UVM / SystemVerilog code to implement the test plan, checkers, and scoreboards
• Collaborate with software teams to define and implement configurable testbenches
• Work with design teams test plans, failure debug, coverage, etc.

For additional details and the most recent updates, hit “Apply for job”

#J-18808-Ljbffr